




Title UZ_D_Breakout_Board_Block_Diagram.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_D_Testboard.PrjPcb

UltraZohm




www.ultrazohm.com

Date: 07.12.2022

Sheet 1 of 5



HSEC8 Edge Mount



Title Adapter_Card_Connector.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_D_Testboard.PrjPcb

UltraZohm

www.ultrazohm.com

Date: 07.12.2022

Sheet 2 of 5



DIG_BUS

DIG_IO_00 → DIG_IO_00
DIG_IO_01 → DIG_IO_01
DIG_IO_02 → DIG_IO_02
DIG_IO_03 → DIG_IO_03
DIG_IO_04 → DIG_IO_04
DIG_IO_05 → DIG_IO_05
DIG_IO_06 → DIG_IO_06
DIG_IO_07 → DIG_IO_07
DIG_IO_08 → DIG_IO_08
DIG_IO_09 → DIG_IO_09
DIG_IO_10 → DIG_IO_10
DIG_IO_11 → DIG_IO_11
DIG_IO_12 → DIG_IO_12
DIG_IO_13 → DIG_IO_13
DIG_IO_14 → DIG_IO_14
DIG_IO_15 → DIG_IO_15
DIG_IO_16 → DIG_IO_16
DIG_IO_17 → DIG_IO_17
DIG_IO_18 → DIG_IO_18
DIG_IO_19 → DIG_IO_19
DIG_IO_20 → DIG_IO_20
DIG_IO_21 → DIG_IO_21
DIG_IO_22 → DIG_IO_22
DIG_IO_23 → DIG_IO_23
DIG_IO_24 → DIG_IO_24
DIG_IO_25 → DIG_IO_25
DIG_IO_26 → DIG_IO_26
DIG_IO_27 → DIG_IO_27
DIG_IO_28 → DIG_IO_28
DIG_IO_29 → DIG_IO_29

DIG_BUS

CPLD_GPIO

CPLD_DigIn_01 → CPLD_DigIn_01
CPLD_DigIn_02 → CPLD_DigIn_02
CPLD_DigOut_01 → CPLD_DigOut_01
CPLD_DigOut_02 → CPLD_DigOut_02

CPLD_GPIO

DIG_RES

DIG_Res_00 → DIG_Res_00
DIG_Res_01 → DIG_Res_01
DIG_Res_02 → DIG_Res_02
DIG_Res_03 → DIG_Res_03
DIG_Res_04 → DIG_Res_04
DIG_Res_05 → DIG_Res_05
DIG_Res_06 → DIG_Res_06
DIG_Res_07 → DIG_Res_07
DIG_Res_08 → DIG_Res_08

DIG_RES

I2C

PS_I2C0_shared_SCL → PS_I2C0_shared_SCL
PS_I2C0_shared_SDA → PS_I2C0_shared_SDA







I2C

PILOT_LINE

PILOT_IN → PILOT_IN
PILOT_OUT → PILOT_OUT

PILOT_LINE

Collective_FLT → Collective_FLT



Title Breakout_Connector.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_D_Testboard.PrjPcb

UltraZohm


www.ultrazohm.com

Date: 07.12.2022



Sheet 3 of 5




External Laboratory Power Supply



Choose Power Supply Source




U_Power_Supply
Power_Supply.SchDoc




U_UZ_D_Breakout_Board_Block_Diagram
UZ_D_Breakout_Board_Block_Diagram.SchDoc



U_Breakout_Connector
Breakout_Connector.SchDoc



U_Adapter_Card_Connector
Adapter_Card_Connector.SchDoc



LOGO1



UZ Logo

Serial
Serialnumber 6,3 x 6.3mm

Title Topsheet.SchDoc		UltraZohm www.ultrazohm.com Date: 07.12.2022 Sheet 5 of 5	
Revision: Rev01	Design Engineer: Andreas Geiger		
Project: UZ_D_Testboard.PrjPcb			